Logo
Picture

Florian Zaruba @be4web

@ ETH Zurich. Zurich based Austrian expat. He/him. Zurich, Switzerland Joined March 2009
  • Tweets
    132
  • Followers
    337
  • Following
    494
  • Likes
    1K
Florian Zaruba retweeted
ID_AA_Carmack Profile Picture

John Carmack @ID_AA_Carmack

a year ago

There is an alternate reality where Cray took their vector supercomputers, ditched FP64 calculations, and went with one FP32 pipe and a BF16 tensor core pipe. The same instruction set, memory architecture, and vector registers would have made a sweet deep learning machine, in many ways nicer than SIMT CUDA programming on GPUs. A Y-MP class machine like that could have delivered the AlexNet and DQN moments two decades earlier. Even doing everything in FP64 with no architectural changes, a Cray-1 would have been the best machine in the world for neural networks. If @geoffreyhinton had access to one for early research, the case could have been made for the architectural modifications to 10x the performance.

Florian Zaruba retweeted
risc_v Profile Picture

RISC-V International @risc_v

3 years ago

🌟We have had an amazing time at #RISCVSummitEurope so far! Watch #RISCV Ambassador @FlorianWoh's #recap video, highlighting a few of the incredible Summit announcements, sessions, and activities. We can't wait to see everyone for another packed day tomorrow! #RISCVeverywhere

be4web Profile Picture

Florian Zaruba @be4web

3 years ago

@pulp_platform @suehtamacv Many congratulations @suehtamacv! 🎊

be4web Profile Picture

Florian Zaruba @be4web

3 years ago

@mark_mcgookin @pulp_platform @lucasteske Doom for sure! Crysis is the new benchmark 😅 Occamy should be a new target for the unreal engine

Florian Zaruba retweeted
pulp_platform Profile Picture

PULP Platform @pulp_platform

3 years ago

In order to put to rest incorrect information that recently appeared on social media and several more prominent websites, we have published a summary of our project Occamy: pulp-platform.org/occamy/

Florian Zaruba retweeted
FlorianWoh Profile Picture

Flo @FlorianWoh

3 years ago

Cool @AxeleraAI booth at #ew23 looks great. #AI made in Europe And they use #RISCV in some chips Greetings to the #RISCVambassador @be4web

Florian Zaruba retweeted
AxeleraAI Profile Picture

Axelera AI @AxeleraAI

4 years ago

We’re thrilled to share that we have closed our $27million Series A and are ready to launch our AI acceleration platform in early 2023! axelera.ai/european-ai-st… #deeptech #ai #ml #edgeai

be4web Profile Picture

Florian Zaruba @be4web

4 years ago

@pulp_platform That’s amazing 😍! Looking at the etron homepage I think you are on the path for the smallest Linux-booting RISC-V system. Looking forward to first alive terminal pictures!

be4web Profile Picture

Florian Zaruba @be4web

4 years ago

Wow, congratulations to the entire team, this is such an incredible achievement!

pulp_platform Profile Picture

PULP Platform @pulp_platform

4 years ago

Here is Occamy: 216 Snitch cores, an HBM controller in GF12LPP, designed as a chiplet. Enough said 😇🦉. This work wouldn't be possible without the generous support of @GlobalFoundries and @rambusinc. asic.ethz.ch/2022/Occamy.ht…

be4web Profile Picture

Florian Zaruba @be4web

4 years ago

@pulp_platform Looking forward to the floorplan and die-shot on asic.ethz.ch 😍!

be4web Profile Picture

Florian Zaruba @be4web

4 years ago

@pulp_platform @mazzergio @ampereproject The new template also fits the NVIDIA colors very well! Superb job 👌

be4web Profile Picture

Florian Zaruba @be4web

4 years ago

Obviously proud!

aschilling Profile Picture

Andreas Schilling 🇺🇦 @aschilling

4 years ago

Found another chip that is manufactured in Intel 4. This is a 8-core RISC-V (RV64GC) CPU with compute near LLC called Vela. - 64 kB SRAM for each core - 512 kB shared LLC - the silicon is just 1,92 mm² (1,939 x 0,991 mm)

Florian Zaruba retweeted
enjoy_digital Profile Picture

Enjoy Digital @enjoy_digital

4 years ago

Hello (ex) @pulp_platform's Ariane/@openhwgroup's CVA6! Thanks to Massimiliano.G's LiteX port, it's possible to regain some freedom: - No longer restricted to Xilinx/Genesys2/MIG. - New peripherals to play with :) - 100% open-source SoC! - ... Try it: litex_sim --cpu-type=cva6

be4web Profile Picture

Florian Zaruba @be4web

4 years ago

@bilalzafar @LucaBeniniZhFe @pulp_platform @niwist And I would make sure from the beginning that large state holding elements (e.g., predictors) could be implemented as SRAMs, so can cope with at least one cycle latency

be4web Profile Picture

Florian Zaruba @be4web

4 years ago

@bilalzafar @LucaBeniniZhFe @pulp_platform @niwist I would group functional units into fixed latency (alu, fp, etc.) and variable latency (lsu, div). For the fixed latency you can be more lean and clever about your implementation because you know exactly when the result will be produced. While in Ariane everything is handshaked

be4web Profile Picture

Florian Zaruba @be4web

4 years ago

@bilalzafar @LucaBeniniZhFe @pulp_platform @niwist It’s only purpose is to flush the different stages 😉 but that might be the pain point of @LucaBeniniZhFe 😅

be4web Profile Picture

Florian Zaruba @be4web

5 years ago

@pulp_platform I ❤️ the logo!

Florian Zaruba retweeted
LucaBeniniZhFe Profile Picture

Luca Benini @LucaBeniniZhFe

5 years ago

This is great! That's what I am talking about when I push for open hardware!! Avalanche effect 🚀😎

DavidMallasen Profile Picture

David Mallasén @DavidMallasen

5 years ago

@LucaBeniniZhFe @pulp_platform Thanks @LucaBeniniZhFe ! We are also open-sourcing the code following the same principles as the @pulp_platform and the @openhwgroup here: github.com/artecs-group/P…

be4web Profile Picture

Florian Zaruba @be4web

5 years ago

@_O_N_LANG__ Hey! As of now we manage everything via GitHub (issues). We are happy to help out there! We don’t (yet) have any instant messaging for the public 😕

Trends for United States

Colombia
Uzbekistan
Ghana
Versailles
Olivia Miles
#AEWDynamite
Luis Diaz
He is 21
Azzi
Trae
Kyle Bradish
Kaitlyn Chen
Sydney Taylor
Hazuki
Forbidden Door
Midjourney
Panama
Daniel Muñoz
Sooners
Effingham

You might like

A non-profit, global organisation where hardware and software designers collaborate in the development of open source cores, related IP, tools and software.
OpenHW Foundation
@OpenHWFdn
5K Followers
A joint effort of @ETH_en, University of Bologna @Unibo + partners for Parallel Ultra-Low Power computing. Boldly designing open hardware since '13.
PULP Platform
@pulp_platform
7K Followers
Ferrara, Palo Alto, Ferrara, Zurich... Boh
Luca Benini
@LucaBeniniZhFe
2K Followers
Palmer Dabbelt
@palmer_dabbelt
868 Followers
CEO of OpenHW Group & RISC-V Ambassador living in #Taiwan enjoy working on RISC-V (#riscv), opinions here are my own https://t.co/NPOHeLPXsT
Flo
@FlorianWoh
667 Followers